Abstract Dual metal gate technology with metal inserted FUSI stack (MIFS) is proposed for scaled high-k CMOS. A single Ni-rich fully-silicided (FUSI) layer is used for both FETs without forming two different FUSI phases and an ultra-thin TiN layer is selectively inserted between Ni-rich FUSI and high-k only in nFETs instead. Low effective work function (φ m,eff ) of 4.45eV is obtained by using MIFS with a structure of Ni-rich FUSI/ultra-thin TiN (~2nm) for nFETs. φ m,eff of Ni-rich FUSI fabricated after selective removal of TiN from HfSiON is as high as 4.8eV for pFETs which is similar to that of control Ni-rich FUSI. Since V FB remains unchanged when decreasing EOT, the dual metal gate technology is promising in scaled high-k CMOS from the viewpoints of φ m,eff , process compatibility and EOT scaling.
The V FB change for MIFS is the opposite direction of that for MIPS (Fig. 2) . TEM and electron beam diffraction suggest that Ni-rich silicide with a Ni 31 Si 12 phase is formed on TiN in UT-MIFS as shown in Fig. 4(a) . High V FB s are observed in HfSiON pFETs by eliminating TiN in UT-MIPS, because UT-MIFS without TiN is Ni-rich FUSI that shows a high φ m,eff of ~4.8eV on HfSiON owing to relaxation of the "pinning" for poly-Si by full silicidation to metal-rich silicide phase [3] [4] [5] .
ultra-thin TiN-removed FUSI for pFETs
Compatibility of UT-MIFS with CMOS process is improved by simultaneously forming the Ni-rich silicide layer (Ni 31 Si 12 ) both on ultra-thin TiN for nFETs and on high-k as the Ni-rich FUSI gate for pFETs. Therefore, it is required that ultra-thin TiN should be selectively removed from HfSiON only in pFET area.
A Ni 31 Si 12 phase and no residue of TiN are observed in Fig. 4 (b) after removing 2 nm-thick TiN from HfSiON by H 2 O 2 /H 2 O. By removing 2 nm-thick TiN, the C-V curve is positively shifted by 0.35V without a distinct EOT increase (Fig. 5) . V FB for Ni-rich FUSI formed after removing 2 nm-thick TiN is almost the same as that for control Ni-rich FUSI which is shown as MIFS with 0 nm-thick TiN in Fig.  6 . µ h for TiN-removed Ni-rich FUSI is as high as that for UT-MIFS (Fig. 7) . No "V FB roll-off [6]" is observed and high mobility is maintained when we apply the UT-MIFS and Ni-rich FUSI gates into HfSiON FETs with a thinner EOT of ~1.2 nm (Figs. 8 and 9 ). |V t | is actually reduced by 0.34V in HfSiON pFETs by changing the gate structure from UT-MIFS to TiN-removed Ni-rich FUSI (Fig. 10) .
The dual metal gates proposed in this study are summarized in Fig. 11 . A single Ni-rich FUSI phase is used for both FETs and an ultra-thin TiN layer is selectively inserted between Ni-rich FUSI and HfSiON only in nFETs. The boundary is clearly determined by the edge of the ultra-thin TiN. It is not necessary that two different FUSI phases are formed for n and pFETs [4] [5] . φ m,eff s of UT-MIFS for nFETs and TiN-removed Ni-rich FUSI for pFETs are estimated to be 4.45 and 4.8eV on HfSiON, respectively (Figs. 9 and 10). Furthermore, band edge φ m,eff s are expected to be obtained by combining the dual metal gates with dual high-k technique of La-(~-0.5eV) and Al-incorporated high-k (~+0.2eV) for n and pFETs, respectively [7] [8] [9] [10] .
Conclusion
Dual metal gate technology with UT-MIFS of Ni-rich FUSI/ultra-thin TiN for nFETs and Ni-rich FUSI for pFETs has been demonstrated. The dual metal gates are simultaneously fabricated only by adding simple steps of selective ultra-thin TiN insertion in nFETs to a single metal gate process with Ni-rich FUSI. The TiN edge determines the boundary precisely. The technology has scalability for 32 nm high-k CMOS and beyond. 
